





Fig. 1
Spectra




SCANNED, # 12







Christopher S. MacLellan et al.
METHOD FOR VALIDATING WRITES TO A MEMORY
TO A MEMORY
Application No. 09/746,496




Christopher S. MacLellan et al.
METHOD FOR VALIDATING WRITE LENGTH
TO A MEMORY
Application No. 09/746,496







Christopher S. MacLellan et al.
METHOD FOR VALIDATING WRITE DATA
TO A MEMORY
Application No. 09/746,496




Christopher S. MacLellan et al.
METHOD FOR VALIDATING WRITE DATA
TO A MEMORY
Application No. 09/746,496



Christopher S. MacLellan et al.
METHOD FOR VALIDATING WRITE DATA
TO A MEMORY
Application No. 09/746,496



Christopher S. MacLellan et al.
**METHOD FOR VALIDATING WRITE
TO A MEMORY**
Application No. 09/746,496




Christopher S. MacLellan et al.
METHOD FOR VALIDATING WRITE TO A MEMORY
Application No. 09/746,496

15/6:9


Diagram illustrating a fault-tolerant memory system architecture:

- Key Components:**
 - Memory Arrays:** R1, R2, R3, R4 (each with 16 modules).
 - Crossbar:** A central switch connecting memory modules to the backplane.
 - Backplane:** A multi-slot component (S1, S2, S3, S4) connected to four clock sources (CLOCK1, CLOCK2, CLOCK3, CLOCK4).
 - Fault Domains:** FAULT DOMAIN A (represented by diagonal hatching) and FAULT DOMAIN B (represented by vertical hatching).
 - Fault-Tolerant Regions:** R1, R2, R3, R4.
- Connections:**
 - Memory modules are connected to the crossbar.
 - The crossbar is connected to the backplane.
 - The backplane is connected to the four clock sources.
 - The backplane is also connected to FAULT DOMAIN B.
 - FAULT DOMAIN A is connected to the backplane.
 - FAULT DOMAIN B is connected to the backplane.
 - The backplane is connected to FAULT-TOLERANT REGION R1, R2, R3, and R4.


Fig. 10 CROSS BAR 3004



Christopher S. MacLellan et al.
METHOD FOR VALIDATING WRITE DATA
TO A MEMORY
Application No. 09/746,496




Christopher S. MacLellan et al.
METHOD FOR VALIDATING WRITTEN DATA
TO A MEMORY
Application No. 09/746,496




Christopher S. MacLellan et al.
METHOD FOR VALIDATING WRITE D
TO A MEMORY
Application No. 09/746,496


F/4. f/3




Christopher S. MacLellan et al.
METHOD FOR VALIDATING WRITE D
TO A MEMORY
Application No. 09/746,496



Christopher S. MacLellan et al.
METHOD FOR VALIDATING WRITTEN DATA
TO A MEMORY
Application No. 09/746,496



Christopher S. MacLellan et al.
**METHOD FOR VALIDATING WRITE DATA
TO A MEMORY**
Application No. 09/746,496



Christopher S. MacLellan et al.
**METHOD FOR VALIDATING WRITE DATA
TO A MEMORY**
Application No. 09/746,496

